Abstract -This paper shows the effect of performing consecutive measurement prior to negative bias stress instability (NBSI) on diamond metal-oxide-semiconductor capacitor (MOSCAP). For the first time, time-dependent stress tests have been carried out in order to investigate the stability of the flatband voltage (V FB ) of MOSCAPs through capacitance-voltage (CV ) measurements. Two tests have been performed. In the first test, consecutive CV measurements with the device biased from deep depletion to the accumulation regime were performed to monitor the recovery of the V FB . In the second test, NBSI technique has been applied. V FB stability has been measured by means of a time-dependent bias stress in which the device was polarized at a fixed negative voltage for a specific time interval prior to performing the next CV measurement. As V FB is directly connected to the effective oxide charge (N eff ), the two different tests allowed the extraction of total amount of N eff that interfered during the measurements. The result observed shows that the postoxidation annealing process induces a strong enhancement of the MOSCAP stability together with a decrease of N eff .
and thermal conductivity. Several diamond-based field-effect transistors (FETs) have shown good I ON /I OFF ratio [1] and high blocking voltage capability (∼2 kV) [2] in a wide range of operating temperatures (up to 400°C) [3] . Recent publications have proven the possibility of generating either inversion [4] or deep depletion regime [5] in oxygen terminated diamond metal-oxide-semiconductor FET (MOSFET), paving the way for a new generation of diamond FETs. The potential of these diamond devices will necessitate the study of other design considerations such as complexity, cost, power density, and reliability.
Reliability issues relating to widely investigated GaN and SiC power devices are investigated in [6] and [7] . For devices which need a metal-oxide-semiconductor interface, an obvious reliability concern is the stability of the gate stack. One of the limiting factors in the application of SiC device is the threshold voltage shifts during long-term operation and the stability of SiO 2 gate oxide at elevated temperatures. Lelis et al. [8] have proved that the instability in the threshold voltage arises from the oxide trap activation and oxide charge trapping in the gate stack. Improvement in the device processing such as postoxidation annealing has proven to be of significance in device reliability performance.
Diamond has often been named as a superior material to SiC for power device applications [9] , [10] . For efficient diamond MOSFETs, a reliable dielectric with stable electrical properties is critical for the device performance. Aluminum oxide (Al 2 O 3 ) is most frequently used as the gate oxide for diamonds FETs studies. It gives the lowest interface states density, allowing depletion, deep depletion, and inversion mode in diamond [4] , [11] , [12] . SiO 2 though with a higher bandgap than Al 2 O 3 is limited by its relatively lower dielectric constant and slightly smaller breakdown field [13] . Capacitance and band alignment measurements have shown that Al 2 O 3 deposited by atomic layer deposition at high temperature (>250°C) has better band alignment [14] and dielectric properties than other high-k oxides on diamond [15] . Consequently, a reduction of the gate leakage current has been observed for devices [16] , [17] . Studies on Al 2 O 3 diamond metaloxide-semiconductor capacitors (MOSCAPs) have revealed the presence of near interface and oxide charges that could seriously affect the performance and the stability of the MOS system. It has also been demonstrated that the postoxidation annealing causes a redistribution of interface traps and reduces the Fermi-level pinning (FLP) at the oxide/diamond interface [16] . However, no work has been reported on the 0018-9383 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. stability and reliability of MOSCAP devices with respect to voltage and time. In this paper, the effect of gate voltageinduced-stress on the stability of the flatband voltage (V FB ) has been analyzed. This parameter, which is directly connected to the threshold voltage, will give information on the quality of the diamond/semiconductor interface and the evaluation of the MOS-based device reliability.
II. EXPERIMENTAL PROCESS
Using a (100) orientated high-pressure high-temperature 1b substrate, stack of 700 nm of heavily doped (p++) and 1 µm of lightly doped (p-) boron layers were grown by microwave plasma-enhanced chemical vapor deposition to 5 × 10 20 and 2 × 10 17 cm −3 , respectively. The doping concentration has been confirmed by cathododoluminescence spectroscopy measurements. Following inductive coupled plasma etching technique, the ohmic contact was fabricated and annealed. Oxygen termination of the diamond surface (O-Diamond) was carried out by the oxygen plasma treatment technique before the atomic layer deposition of Al 2 0 3 (40 nm) at 380°C. The gate contacts were fabricated using Ti, Pt, and Au. Metal-insulator-metal capacitors (MIMCAPs) have been incorporated in the fabrication steps to measure the oxide capacitance. A schematic of the fabricated device is shown in Fig. 1 . The samples were annealed in vacuum (10 −5 mbar) at 500°C for 30 min. The importance of postoxidation annealing has been reported in [16] . Postoxidation annealing has been found to reduce the amount of interface trap density (D it ) at the Al 2 O 3 /p-boron-doped interface and recovery of FLP.
III. RESULTS AND DISCUSSION
Electrical characterizations have been performed in vacuum with the Modulab XM MTS system before and after the annealing process. CV measurements have been performed at 100 kHz. The leakage current measured before and after the annealing process was lower than 0.1 nA within the whole measurement range. No frequency dependence (from 10 Hz to 1 MHz) has been observed (graph not shown). CV characteristic before annealing, presented in Fig. 2(a) , exhibits a strong FLP effect. This explains the plateau observed on the CV at negative bias (<−2 V) and it originates from a high density of interface states in the diamond bandgap. Accumulation regime could not be obtained, in the range of measurements, because of the unexpected appearance of leakage current before filling all the interface states at the onset of the FLP. The CV characteristic after annealing presented in Fig. 2(a) confirms that the annealing process leads to a substantial reduction of this effect and accumulation regime has been observed. This can also be attributed to the reduction of interface and oxide charge density due to rearrangement of the crystalline lattice at the diamond/Al 2 0 3 interface, similar to what was observed on MOSCAP fabricated with UV-ozone treatment [16] . 95% of the oxide capacitance was observed in accumulation after annealing. The flatband voltage (V FB ) was extracted from the intercept of the linear portion of MottSchottky plot on the abscissa as shown in Fig. 2(b) . A V FB shift of −2.29 V was observed after annealing of the device. The V FB shift induced by annealing from −3.53 to −5.82 V [ Fig. 2(b) ] seems to be detrimental effect but leads to a more stable device as explained in the Section III-B of this paper. Annealing also induces a shift in the CV characteristics of the device. The shift in the CV characteristic has been monitored through a series of consecutive measurements and reported in Section III-A. The flatband voltage V FB and the effective oxide charge N eff have been extracted from these tests.
A. Monitoring Flatband Voltage Shift by Consecutive Measurements
Several CV measurements were performed at room temperature. The main goal of the test is to ensure stable electrical parameters before performing the negative bias stress instability (NBSI) test. At step time t 0 , a gate bias was applied on the device sweeping from 5 to −12 V, which corresponds to voltages in the deep depletion regime and accumulation regime, respectively. A lower bias could lead to an increase of leakage current and a damage of the oxide layer. The sweep was applied 60× with CV measurements performed for each voltage sweep. The device was then zero biased for a characteristic waiting time, t w1 = 1 h. The process was repeated for step t 1 , t 2 , and t 3 with t w2 = 5 h and t w3 = 22 h. A schematic description of the measurement is shown in Fig. 3 .
The described measurement was carried out before and after the annealing process. The flatband voltage extracted for each CV measurement at different experimental steps is shown in Fig. 4 . A significant shift in the flatband voltage is observed, but only between the first and the second measurement of each experimental step. The obtained CV curves for first three measurements at step t 0 before annealing are shown in Fig. 5(a) . The shift in the CV curve is noticed only after the first measurement indicating the maximum contribution of effective charges occurs between the first and second CV scans.
The correlation between the V FB variation and the maximum amount of oxide charges N effmax acting at the Al 2 O 3 /p-borondoped diamond interface during the consecutive measurement can be calculated using the following equation [18] :
where V fbth = −2.6 eV is the theoretical flatband voltage, q is the electron charge, the effective MOSCAP metal gate area denoted by A, C ox is the oxide capacitance, and V FBmin is the minimum negative flatband voltage extracted during the whole test. The flatband voltage obtained for the second measurement in each experimental step is considerably lower than V fbth indicating the predominance of positive charges such as donor-like ion mobile charges or donor-like interface states that are excited during the measurement, as deduced from (1). It is difficult to clearly identify the defect or ion at the origin of this shift. But a recovery is observed without any bias (0 V applied to the device), during waiting time t w . The built in potential that exists at zero bias could explain the charge drift and consequent recovery.
B. Effects of Annealing
From (1), the calculated oxide charges responsible for shift of the CV characteristic are 5.6 × 10 12 cm −2 before annealing and 3.9×10 11 cm −2 after annealing. The obtained values show that there could be a reduction in the near interface defects due to postoxidation annealing. To investigate further the effect of annealing, the flatband voltage, V FB obtained for the first (of 60 consecutive measurements) in each experimental step (i.e., t 0 , t 1 , t 2 , and t 3 ) before and after annealing is plotted versus time Fig. 5(b) . Before annealing, more than −10 V difference is observed between the V fb (t 0 ) and V fb (t 1 ). For experimental step t 3 after t w3 = 22 h, the V fb does not recover back to the initial value at t 0 . However, after annealing, the difference between V fb (t 0 ) and V fb (t 1 ) is reduced to 1.5 V at t 3 , V fb is closer to the theoretical value. From these results, we suggest that annealing could have changed the energy position of the interface states within the bandgap, and neutralized the effect of some traps and interface states that were responsible of the flatband voltage drift. The postoxidation annealing shows positive effects and decreases the amount of effective charge at the Al 2 O 3 /diamond interface.
C. Flatband Variation by Negative Bias Instability Technique (NBSI)
This method has been reported in the literature for silicon carbide MOSFET [20] and applied to a test device after annealing process. Here, the NBSI technique has been applied on the annealed diamond p-type MOSCAP in order to evaluate the oxide electrical stability. The experiment is described (Fig. 6 ) in two steps.
1) Application of voltage bias from +5 to −10 V in a CV measurement condition. 2) A constant negative bias stress of −10 V was applied on the device for a defined bias stress time t b , in order to accumulate holes at the interface. The process was done for t b1 = 10 s, t b2 = 100 s, t b3 = 500 s, t b4 = 1000 s, t b5 = 1200 s, and t b6 = 1500 s. The CV graph and the flatband voltage extracted after each bias stress time are shown in Fig. 7 . The simulated curve depicted in Fig. 7(a) , corresponding to an ideal MOSCAP, is calculated from the Poisson equation assuming no oxide or interface states.
A decrease in the flatband voltage is clearly observed with increasing bias stress time signifying an increase in the effective oxide charges as shown in Fig. 7(b) . However after 1500 s, this drift variation is less than 1 V, resulting in an increase of effective oxide charge of less than 5 × 10 11 cm −2 .
This is the first time that such NBSI experiemnts are performed on diamond, and therefore, the first time such shift is observed. The mechanism is not clear. A two way tunneling model [19] could explain the flatband voltage shift under the bias stress time. The magnitude of the stress time determines which oxide traps may change charge state during the stress and the magnitude of shift observed. The longer the stress time, the deeper into the oxide traps that can be excited. Hence, the progressive increases in observed shift with bias stressing time. Using (1) and the minimum flatband voltage, the total amount of effective obtained was 9.8×10 11 cm −2 . This value is comparable to those observed in 4H-SiC MOSCAP [20] , [21] and confirms the good oxide quality of Al 2 O 3 layer aided by the annealing process. We could expect an increase in the flatband shift with longer bias stress time till saturation is attained. A possible improvement in the device processing parameters can improve the stability of this studied device.
IV. CONCLUSION
A reliability study for diamond MOS capacitors has been performed for the first time in this paper. We have shown that in order to perform a correct analysis of the flatband voltage stability and to extract the effective oxide charge at the Al 2 O 3 /boron-doped diamond interface, an initialization C(V ) test is required. This test was necessary to stabilize the device prior to performing the negative bias stress test. In addition, the reduction of the FLP and the increased stability of the flatband voltage have confirmed the benefits of the hightemperature postoxidation annealing process on Al 2 O 3 /borondoped diamond interfaces.
